Abstract
INTRODUCTION
Now a day's low power and less surface area become the area of interest of VLSI system designers to design a digital circuit. The conventional CMOS gates implemented digital circuits do not fulfill these basic requirements. To overcome this problem they use a very important and effective technique i.e. transmission gate which gives better result in both field of power and area. The extensive development in the field of portable system and cellular network has intensified the research efforts in low power microelectronics [1] . This paper concerns with one x-or gate which is one of the basic building block of various combinational circuits.
Transmission gate require lower switching energy and it reduces the count of transistors used to make different logic gates [2] . This paper uses a new design concept of X-OR gate using transmission gate with two inverter circuits.
In VLSI implementation, major problems are heat dissipation and power consumption. To solve this problem it is required to reduce power supply voltage, switching frequency and capacitance of transistors [3] . The strength of a signal is measured by how closely it approximates and ideal voltage source [4] . This paper uses DSCH3 simulation software for circuit simulation and MICROWIND3 for layout design. The technology used in this paper i.e. Transmission gate use less area and less transistors compare with conventional design logic. Area, delay and power dissipation have emerged as the major concern of the designers. The performance of the complex logic circuits is affected by XNOR-XOR circuits [5] .
The DSCH3 program is a logic editor and simulation. It provides user friendly and fast simulation [6] . Transistor count is, of course, a primary concern which largely affects the design complexity of many function units such as multiplier and algorithmic logic unit (ALU). The limited power supply capability of present battery technology has made power consumption an important figure in portable devices. Here, we have given a brief description of the evolution of half adder circuits in terms of lesser power consumption, higher speed and lesser chip size. We have started with the most conventional 28 transistor full adder and then gradually studied half adders consisting of as less as 8 transistors.
With the development of the technology towards submicron region leakage power has become significant component of total power dissipation [7] .In this paper, comparison of CMOS technology & transmission gate logic based on 90 nm technology with the help of XOR gate. The main advantage of the TG logic is complex logic functions are implemented by using small number of transistors. Another advantage is logic level swing can be reduced by using PTL.
The problems with transmission gate are it degrades the output as it passes through various stages and no isolation between input and output terminal. NMOS and PMOS device gives poor performances. The NMOS degrades the logic level "1" while the PMOS degrades the logic level "0'. Thus, a perfect transmission gate can be constructed from 
HALF ADDER DESIGN
Half adder circuit needs two binary inputs and two binary outputs. The input variables designated the augends and added bits; the output variables produce the sum and carry [9] .
The block diagram of half adder is shown in Fig-1 . Fig-2 shows the equivalent circuit using CMOS logic gates which is called conventional logic gates.
Fig-1: Block diagram of half adder

Fig-2:
CMOS equivalent of half adder on DSCH3 Fig-3 shows the simulation result of half adder on DSCH3.
Equivalent full automatic layout design of half adder is obtain on MICROWIND3.1 as shown in Fig-4 . Now the task is to make the original CMOS circuit of half adder with the help of transmission gate. Thus Fig-5 shows the half adder implementation using transmission gate on DSCH3.
Fig-5:
Half adder using transmission gate on DSCH3
Thus above circuit clearly shows that transmission gate reduces the number of transistors.
Again the full automatic layout design of transmission gate based half adder is shown in Fig-6 which is obtain on MICROWIND3.1 The simulation result of half adder using transmission gate obtain on MICROWIND3.1 is shown in Fig-7 .
Fig-7:
Simulation result of half adder using transmission gate on MICROWIND3.1
RESULT ANALYSIS
Comparative analysis between two types of design method i.e. Half adder using transmission gate and with ought transmission gate is shown in Graphically we can compare these parameters which show the real view of comparison.
Thus chart-1, chart-2 and chart-3 show the comparison graph for power, area and number of transistors used in desire circuit. 
Chart
CONCLUSION
From the above discussion we can conclude our discussion that transmission gate is very useful technique to reduce the surface area on a chip, number of transistors and power consumption.
So we focus here for transmission gate design analysis and find better result for all parameters point of view. Numerically power consumption is reduces by 55.35%, surface area is reduced by 40.269 % and required CMOS devices are reduced by 33.33%.
